





UNITED STATES DEPARTMENT OF COMMERCE United States Patont and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
08/798,227	02/11/1997	BRENT KEETH	660073.587	2230
27076	7590 12/23/2002			
DORSEY & WHITNEY LLP INTELLECTUAL PROPERTY DEPARTMENT SUITE 3400			EXAMINER	
			PEIKARI, BEHZAD	
1420 FIFTH AVENUE SEATTLE, WA 98101			ART UNIT	PAPER NUMBER
SEATTLE, W.	70101		2186	

DATE MAILED: 12/23/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

			7				
	Application No.	Applicant(s)					
	08/798,227	KEETH, BRENT					
. Office Action Summary	Examiner	Art Unit					
·	B. James Peikari	2186					
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet	with the correspondence address					
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a repl If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statute.  - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).  Status	36(a). In no event, however, may y within the statutory minimum of t will apply and will expire SIX (6) M a, cause the application to become	a reply be timely filed  hirty (30) days will be considered timely.  ONTHS from the mailing date of this communicatio  ABANDONED (35 U.S.C. § 133).	n.				
1) Responsive to communication(s) filed on 03	September 2002 .						
2a) ☐ This action is <b>FINAL</b> . 2b) ☑ Th	nis action is non-final.						
3) Since this application is in condition for allow closed in accordance with the practice under			is				
Disposition of Claims							
4)⊠ Claim(s) <u>1-24</u> is/are pending in the application							
4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-24</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/o	or election requirement.						
9) The specification is objected to by the Examine	er.						
10) ☐ The drawing(s) filed on is/are: a) ☐ acce		the Examiner.					
Applicant may not request that any objection to th							
11) The proposed drawing correction filed on							
If approved, corrected drawings are required in re	ply to this Office action.						
12)☐ The oath or declaration is objected to by the Ex	caminer.						
Priority under 35 U.S.C. §§ 119 and 120							
13) Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C	C. § 119(a)-(d) or (f).					
a) All b) Some * c) None of:							
1. Certified copies of the priority document	s have been received.						
2. Certified copies of the priority documents have been received in Application No							
<ul> <li>3. Copies of the certified copies of the prio application from the International Bu</li> <li>* See the attached detailed Office action for a list</li> </ul>	ireau (PCT Rule 17.2(a)	).					
14) Acknowledgment is made of a claim for domest	ic priority under 35 U.S.	C. § 119(e) (to a provisional applicat	ion).				
a) The translation of the foreign language pro	* *						
Attachment(s)		- <del>-</del>					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 2	5) D Notice	w Summary (PTO-413) Paper No(s) of Informal Patent Application (PTO-152)					

Art Unit: 2186

## **DETAILED ACTION**

## Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after allowance or after an Office action under *Ex Parte Quayle*, 25 USPQ 74, 453 O.G. 213 (Comm'r Pat. 1935). Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, prosecution in this application has been reopened pursuant to 37 CFR 1.114. Applicant's submission filed on September 3, 2002 has been entered.

## Claim Rejections - 35 USC § 103

*Note:* Upon careful review of the application papers and the prosecution history, it became apparent that the heretofore elusive "echo clock signal" was nothing more than a system clock signal, as output by a memory device as a feedback to a controller, which signal had been modified by the skews and phase shifts and delays which inevitably accompany transmission of signals over bus lines and through the elements of a data processing system.

With this in mind, it became evident that the "echo clock signal" was simply a fundamental feedback signal used to continuously correct the timing errors in memory system by sending the feedback (echo) clock signal from the memory device to the

Art Unit: 2186

memory controller, for comparison with a master clock signal, to identify any difference between the two and to produce a corrected (revised) timing signal.

This is not an oversimplification of the claims – with this understanding of "echo clock signal", the claims actually become quite broad, to the extent that they would have been taught by a number of prior art systems, only some of which have are recited below.

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over any one of Pricer, U.S. 5,673,005, or Stephens, Jr. et al., U.S. 5,550,783, or Shimizu et al., U.S. 5,229,929, or Hopkins, U.S. 5,182,524, or Girmay, U.S. 5,130,565, or Furuhata et al., U.S. 4,746,996.
- (1) Pricer teaches the concept which is fundamental to the invention, providing an input master clock signal (via input 16), a delayed clock signal which is a modified version of the master clock signal (via output 17) and comparison means (12) to compare the two signals and provide a feedback of the "sensed difference" (13) to provide a continuous correction.

Art Unit: 2186

Pricer does not specifically mention that this feedback loop may occur between a memory device and a memory controller, however it would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize it in such a system, since it would continuously minimize or even eliminate the errors which would otherwise have been caused by the inevitable propagation delays in such a memory system.

(2) Stephens, Jr. et al. teach the use of an input master clock signal (the "external clock signal" a.k.a. CLK<sub>SYS</sub>) and a delayed clock signal which is a modified version of the master clock signal (the "delayed internal clock signal") and a comparator (138) to compare the two and to provide a feedback (via the "feedback circuit") from the SRAM (110) to its controller (122).

Stephens, Jr. et al. do not specifically mention the "echo clock signal" by name, however it would have been obvious to one having ordinary skill in the art at the time the invention was made to realize that the "delayed internal clock signal" of Stephens, Jr. et al. is identical to the "echo clock signal" of the present claims, since both are generated to provide continuous feedback for error detection and subsequent correction in a memory system.

(3) Shimizu et al. teach the concept which is fundamental to the invention, providing an input master clock signal ("sine wave reference signal ... generated by the sine wave generator 14"), a delayed clock signal which is a modified version of the master clock signal (provided to *both* elements 13 and 15, for the reasons described below) and comparison means (first by detecting circuit 13 and again by differential amp

Art Unit: 2186

17) to compare the two signals and provide a feedback of the "sensed difference" to provide a continuous correction (note the corrected signal from differential amp 15 and double corrected by differential amp 17).

Shimizu et al. teach a "double correction" because it corrects for distortion in the waveform of the "engine generator" output voltage as well as for the peak value of the reference frequency according to the AC output current. Note columns 7 and 8.

Shimizu et al. does not specifically mention that this feedback loop may occur between a memory device and a memory controller, however it would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize it in such a system, since it would continuously minimize or even eliminate the errors which would otherwise have been caused by the inevitable propagation delays in such a memory system.

(4) Hopkins teaches providing an input master clock signal (38), a delayed clock signal which is a modified version of the master clock signal (a combination of  $V_{ref}$ ,  $V_{out}$  and the trigger signal) and comparison means (34) to compare the two signals and provide a feedback of the "sensed difference" (from elements 34 and 33) to provide a continuous correction.

Hopkins does not specifically mention that this feedback loop may occur between a memory device and a memory controller, however it would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize it in such a system, since it would continuously minimize or even eliminate the

Art Unit: 2186

errors which would otherwise have been caused by the inevitable propagation delays in such a memory system.

(5) Girmay teaches providing an input master clock signal ("exact duty cycle"), a delayed clock signal which is a modified version of the master clock signal ("the output of a current-controlled pulse width modulator") and comparison means (26) to compare the two signals and provide a feedback of the "sensed difference" to provide a correction. Note columns 2 and 3.

Girmay does not specifically mention that this feedback loop may occur between a memory device and a memory controller, however it would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize it in such a system, since it would continuously minimize or even eliminate the errors which would otherwise have been caused by the inevitable propagation delays in such a memory system.

(6) Furuhata et al. teach the use of an input master clock signal (note the frequency of the "reference clock",  $f_0$ .) and a delayed clock signal which is a modified version of the master clock signal (actually, two frequency-divided signals input to comparator 410) and a comparator (410) to compare the two and to provide a feedback (i.e., the amount of the difference) from the memory (2) to its controllers (500 and 600) via compensation circuit 412, which provides continuous correction.

Furuhata et al. do not specifically mention the "echo clock signal" by name, however it would have been obvious to one having ordinary skill in the art at the time the invention was made to realize that the "delayed internal clock signal" of

Page 7

Application/Control Number: 08/798,227

Art Unit: 2186

Furuhata et al. is identical to the "echo clock signal" of the present claims, since both are generated to provide continuous feedback for error detection and subsequent correction in a memory system.

## Conclusion

- 4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to James Peikari whose telephone number is (703) 305-3824.

The examiner generally works alternate weekdays between 11:00 am and 9:00 pm, EST, and on weekends.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Kim, can be reached at (703) 305-3821.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-3900.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

Art Unit: 2186

(703) 746-7239 (Official communications)

or:

(703) 746-7240 (for Informal or Draft communications)

or:

(703) 746-7238 (for After-Final communications)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington. VA., Sixth Floor (Receptionist).

B. James Peikari Primary Examiner Art Unit 2186

December 15, 2002